View in EDS PDF Full Text

A Robust Ultra-Low Voltage CPU Utilizing Timing-Error Prevention.

Saved in:
Bibliographic Details
Title: A Robust Ultra-Low Voltage CPU Utilizing Timing-Error Prevention.
Authors: Hiienkari, Markus1, Teittinen, Jukka1, Koskinen, Lauri1, Turnquist, Matthew2, Mäkipää, Jani3, Rantala, Arto3, Sopanen, Matti3, Kaltiokallio, Mikko4
Source: Journal of Low Power Electronics & Applications; 2015, Vol. 5 Issue 2, p57-68, 12p
Database: Applied Science & Technology Source
FullText Links:
  – Type: pdflink
Text:
  Availability: 0
Header DbId: aci
DbLabel: Applied Science & Technology Source
An: 103455582
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: A Robust Ultra-Low Voltage CPU Utilizing Timing-Error Prevention.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AU" term="%22Hiienkari%2C+Markus%22">Hiienkari, Markus</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Teittinen%2C+Jukka%22">Teittinen, Jukka</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Koskinen%2C+Lauri%22">Koskinen, Lauri</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Turnquist%2C+Matthew%22">Turnquist, Matthew</searchLink><relatesTo>2</relatesTo><br /><searchLink fieldCode="AU" term="%22Mäkipää%2C+Jani%22">Mäkipää, Jani</searchLink><relatesTo>3</relatesTo><br /><searchLink fieldCode="AU" term="%22Rantala%2C+Arto%22">Rantala, Arto</searchLink><relatesTo>3</relatesTo><br /><searchLink fieldCode="AU" term="%22Sopanen%2C+Matti%22">Sopanen, Matti</searchLink><relatesTo>3</relatesTo><br /><searchLink fieldCode="AU" term="%22Kaltiokallio%2C+Mikko%22">Kaltiokallio, Mikko</searchLink><relatesTo>4</relatesTo>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Journal+of+Low+Power+Electronics+%26+Applications%22">Journal of Low Power Electronics & Applications</searchLink>; 2015, Vol. 5 Issue 2, p57-68, 12p
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=103455582
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.3390/jlpea5020057
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 12
        StartPage: 57
    Titles:
      – TitleFull: A Robust Ultra-Low Voltage CPU Utilizing Timing-Error Prevention.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Hiienkari, Markus
      – PersonEntity:
          Name:
            NameFull: Teittinen, Jukka
      – PersonEntity:
          Name:
            NameFull: Koskinen, Lauri
      – PersonEntity:
          Name:
            NameFull: Turnquist, Matthew
      – PersonEntity:
          Name:
            NameFull: Mäkipää, Jani
      – PersonEntity:
          Name:
            NameFull: Rantala, Arto
      – PersonEntity:
          Name:
            NameFull: Sopanen, Matti
      – PersonEntity:
          Name:
            NameFull: Kaltiokallio, Mikko
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 06
              Text: 2015
              Type: published
              Y: 2015
          Identifiers:
            – Type: issn-print
              Value: 20799268
          Numbering:
            – Type: volume
              Value: 5
            – Type: issue
              Value: 2
          Titles:
            – TitleFull: Journal of Low Power Electronics & Applications
              Type: main
ResultId 1