A new design and implementation of hardware accelerator for line detection.
Saved in:
| Title: | A new design and implementation of hardware accelerator for line detection. |
|---|---|
| Authors: | Chen, Ching-Han1, Guo, Min-Hao1, Luoh, Leh2 |
| Source: | Microprocessors & Microsystems; Sep2018, Vol. 61, p179-197, 19p |
| Database: | Applied Science & Technology Source |
Be the first to leave a comment!