View in EDS

A 3.85-Gb/s 8 × 8 Soft-Output MIMO Detector With Lattice-Reduction-Aided Channel Preprocessing.

Saved in:
Bibliographic Details
Title: A 3.85-Gb/s 8 × 8 Soft-Output MIMO Detector With Lattice-Reduction-Aided Channel Preprocessing.
Authors: Liang, Zhuojun1, Lv, Dongxu1, Cui, Chao1, Chen, Hai-Bao1, He, Weifeng1, Sheng, Weiguang1, Jing, Naifeng1, Mao, Zhigang1, He, Guanghui1, guanghui.he@sjtu.edu.cn
Source: IEEE Transactions on Very Large Scale Integration (VLSI) Systems; Feb2021, Vol. 29 Issue 2, p307-320, 14p
Database: Applied Science & Technology Source
FullText Text:
  Availability: 0
Header DbId: aci
DbLabel: Applied Science & Technology Source
An: 148380547
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: A 3.85-Gb/s 8 × 8 Soft-Output MIMO Detector With Lattice-Reduction-Aided Channel Preprocessing.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AU" term="%22Liang%2C+Zhuojun%22">Liang, Zhuojun</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Lv%2C+Dongxu%22">Lv, Dongxu</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Cui%2C+Chao%22">Cui, Chao</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Chen%2C+Hai-Bao%22">Chen, Hai-Bao</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22He%2C+Weifeng%22">He, Weifeng</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Sheng%2C+Weiguang%22">Sheng, Weiguang</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Jing%2C+Naifeng%22">Jing, Naifeng</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Mao%2C+Zhigang%22">Mao, Zhigang</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22He%2C+Guanghui%22">He, Guanghui</searchLink><relatesTo>1</relatesTo>, <i>guanghui.he@sjtu.edu.cn</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems%22">IEEE Transactions on Very Large Scale Integration (VLSI) Systems</searchLink>; Feb2021, Vol. 29 Issue 2, p307-320, 14p
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=148380547
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1109/TVLSI.2020.3036822
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 14
        StartPage: 307
    Titles:
      – TitleFull: A 3.85-Gb/s 8 × 8 Soft-Output MIMO Detector With Lattice-Reduction-Aided Channel Preprocessing.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Liang, Zhuojun
      – PersonEntity:
          Name:
            NameFull: Lv, Dongxu
      – PersonEntity:
          Name:
            NameFull: Cui, Chao
      – PersonEntity:
          Name:
            NameFull: Chen, Hai-Bao
      – PersonEntity:
          Name:
            NameFull: He, Weifeng
      – PersonEntity:
          Name:
            NameFull: Sheng, Weiguang
      – PersonEntity:
          Name:
            NameFull: Jing, Naifeng
      – PersonEntity:
          Name:
            NameFull: Mao, Zhigang
      – PersonEntity:
          Name:
            NameFull: He, Guanghui
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 02
              Text: Feb2021
              Type: published
              Y: 2021
          Identifiers:
            – Type: issn-print
              Value: 10638210
          Numbering:
            – Type: volume
              Value: 29
            – Type: issue
              Value: 2
          Titles:
            – TitleFull: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
              Type: main
ResultId 1