Optimization with the OpenACC-to-FPGA framework on the Arria 10 and Stratix 10 FPGAs.
Saved in:
| Title: | Optimization with the OpenACC-to-FPGA framework on the Arria 10 and Stratix 10 FPGAs. |
|---|---|
| Authors: | Lambert, Jacob1, jlambert@cs.uoregon.edu, Lee, Seyong2, lees2@ornl.gov, Vetter, Jeffrey S.2, vetter@ornl.gov, Malony, Allen D.1, malony@cs.uoregon.edu |
| Source: | Parallel Computing; Jul2021, Vol. 104, pN.PAG-N.PAG, 1p |
| Database: | Applied Science & Technology Source |
| FullText | Text: Availability: 0 |
|---|---|
| Header | DbId: aci DbLabel: Applied Science & Technology Source An: 150466052 AccessLevel: 2 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Optimization with the OpenACC-to-FPGA framework on the Arria 10 and Stratix 10 FPGAs. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AU" term="%22Lambert%2C+Jacob%22">Lambert, Jacob</searchLink><relatesTo>1</relatesTo>, <i>jlambert@cs.uoregon.edu</i><br /><searchLink fieldCode="AU" term="%22Lee%2C+Seyong%22">Lee, Seyong</searchLink><relatesTo>2</relatesTo>, <i>lees2@ornl.gov</i><br /><searchLink fieldCode="AU" term="%22Vetter%2C+Jeffrey+S%2E%22">Vetter, Jeffrey S.</searchLink><relatesTo>2</relatesTo>, <i>vetter@ornl.gov</i><br /><searchLink fieldCode="AU" term="%22Malony%2C+Allen+D%2E%22">Malony, Allen D.</searchLink><relatesTo>1</relatesTo>, <i>malony@cs.uoregon.edu</i> – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22Parallel+Computing%22">Parallel Computing</searchLink>; Jul2021, Vol. 104, pN.PAG-N.PAG, 1p |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=150466052 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1016/j.parco.2021.102784 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 1 StartPage: N.PAG Titles: – TitleFull: Optimization with the OpenACC-to-FPGA framework on the Arria 10 and Stratix 10 FPGAs. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Lambert, Jacob – PersonEntity: Name: NameFull: Lee, Seyong – PersonEntity: Name: NameFull: Vetter, Jeffrey S. – PersonEntity: Name: NameFull: Malony, Allen D. IsPartOfRelationships: – BibEntity: Dates: – D: 01 M: 07 Text: Jul2021 Type: published Y: 2021 Identifiers: – Type: issn-print Value: 01678191 Numbering: – Type: volume Value: 104 Titles: – TitleFull: Parallel Computing Type: main |
| ResultId | 1 |