Rtl design flaws revisited: a data-driven study of systematic bug patterns in Verilog code.
Saved in:
| Title: | Rtl design flaws revisited: a data-driven study of systematic bug patterns in Verilog code. |
|---|---|
| Authors: | Meng, Xiankai1, xkmeng@sspu.edu.cn, Ji, Xiang1, jixiang11730@yeah.net, Zhang, Guangda2, zhanggd_nudt@hotmail.com, He, Jiayu3, hejy47@nudt.edu.cn, Yang, Deheng2, dehengyang@outlook.com, Chen, Fangshu1, fschen@sspu.edu.cn, Wang, Jiahui1, wangjh@sspu.edu.cn, Yu, Chengcheng1, ccyu@sspu.edu.cn, Zhao, Xinlin4, xinlin.zhao.asu@gmail.com, Wu, Jiang2, wujadeon@outlook.com |
| Source: | Journal of Supercomputing; Sep2025, Vol. 81 Issue 14, p1-32, 32p |
| Database: | Applied Science & Technology Source |
| FullText | Text: Availability: 0 |
|---|---|
| Header | DbId: aci DbLabel: Applied Science & Technology Source An: 187855102 AccessLevel: 2 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Rtl design flaws revisited: a data-driven study of systematic bug patterns in Verilog code. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AU" term="%22Meng%2C+Xiankai%22">Meng, Xiankai</searchLink><relatesTo>1</relatesTo>, <i>xkmeng@sspu.edu.cn</i><br /><searchLink fieldCode="AU" term="%22Ji%2C+Xiang%22">Ji, Xiang</searchLink><relatesTo>1</relatesTo>, <i>jixiang11730@yeah.net</i><br /><searchLink fieldCode="AU" term="%22Zhang%2C+Guangda%22">Zhang, Guangda</searchLink><relatesTo>2</relatesTo>, <i>zhanggd_nudt@hotmail.com</i><br /><searchLink fieldCode="AU" term="%22He%2C+Jiayu%22">He, Jiayu</searchLink><relatesTo>3</relatesTo>, <i>hejy47@nudt.edu.cn</i><br /><searchLink fieldCode="AU" term="%22Yang%2C+Deheng%22">Yang, Deheng</searchLink><relatesTo>2</relatesTo>, <i>dehengyang@outlook.com</i><br /><searchLink fieldCode="AU" term="%22Chen%2C+Fangshu%22">Chen, Fangshu</searchLink><relatesTo>1</relatesTo>, <i>fschen@sspu.edu.cn</i><br /><searchLink fieldCode="AU" term="%22Wang%2C+Jiahui%22">Wang, Jiahui</searchLink><relatesTo>1</relatesTo>, <i>wangjh@sspu.edu.cn</i><br /><searchLink fieldCode="AU" term="%22Yu%2C+Chengcheng%22">Yu, Chengcheng</searchLink><relatesTo>1</relatesTo>, <i>ccyu@sspu.edu.cn</i><br /><searchLink fieldCode="AU" term="%22Zhao%2C+Xinlin%22">Zhao, Xinlin</searchLink><relatesTo>4</relatesTo>, <i>xinlin.zhao.asu@gmail.com</i><br /><searchLink fieldCode="AU" term="%22Wu%2C+Jiang%22">Wu, Jiang</searchLink><relatesTo>2</relatesTo>, <i>wujadeon@outlook.com</i> – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22Journal+of+Supercomputing%22">Journal of Supercomputing</searchLink>; Sep2025, Vol. 81 Issue 14, p1-32, 32p |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=187855102 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1007/s11227-025-07811-9 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 32 StartPage: 1 Titles: – TitleFull: Rtl design flaws revisited: a data-driven study of systematic bug patterns in Verilog code. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Meng, Xiankai – PersonEntity: Name: NameFull: Ji, Xiang – PersonEntity: Name: NameFull: Zhang, Guangda – PersonEntity: Name: NameFull: He, Jiayu – PersonEntity: Name: NameFull: Yang, Deheng – PersonEntity: Name: NameFull: Chen, Fangshu – PersonEntity: Name: NameFull: Wang, Jiahui – PersonEntity: Name: NameFull: Yu, Chengcheng – PersonEntity: Name: NameFull: Zhao, Xinlin – PersonEntity: Name: NameFull: Wu, Jiang IsPartOfRelationships: – BibEntity: Dates: – D: 15 M: 09 Text: Sep2025 Type: published Y: 2025 Identifiers: – Type: issn-print Value: 09208542 Numbering: – Type: volume Value: 81 – Type: issue Value: 14 Titles: – TitleFull: Journal of Supercomputing Type: main |
| ResultId | 1 |