View in EDS

Highly Parallel Sorting Network Verification Using FPGAs.

Saved in:
Bibliographic Details
Title: Highly Parallel Sorting Network Verification Using FPGAs.
Authors: Papaphilippou, Philippos1
Source: Chips; Mar2026, Vol. 5 Issue 1, p5, 12p
Database: Applied Science & Technology Source
FullText Text:
  Availability: 0
Header DbId: aci
DbLabel: Applied Science & Technology Source
An: 192659615
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Highly Parallel Sorting Network Verification Using FPGAs.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AU" term="%22Papaphilippou%2C+Philippos%22">Papaphilippou, Philippos</searchLink><relatesTo>1</relatesTo>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Chips%22">Chips</searchLink>; Mar2026, Vol. 5 Issue 1, p5, 12p
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=192659615
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.3390/chips5010005
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 12
        StartPage: 5
    Titles:
      – TitleFull: Highly Parallel Sorting Network Verification Using FPGAs.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Papaphilippou, Philippos
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 03
              Text: Mar2026
              Type: published
              Y: 2026
          Identifiers:
            – Type: issn-print
              Value: 26740729
          Numbering:
            – Type: volume
              Value: 5
            – Type: issue
              Value: 1
          Titles:
            – TitleFull: Chips
              Type: main
ResultId 1