Reduced Check Node Storage for Hardware-Efficient LDPC Decoder.
Saved in:
| Title: | Reduced Check Node Storage for Hardware-Efficient LDPC Decoder. |
|---|---|
| Authors: | TRAN-THI, Bich Ngoc1, ngocttb@vaa.edu.vn, LE, Trong Hai1 |
| Source: | Radioengineering; Apr2026, Vol. 35 Issue 1, p56-66, 11p |
| Database: | Applied Science & Technology Source |
Be the first to leave a comment!
