Text this: Evaluating power consumption of parameterized cache and bus architectures in system-on-a-chip designs.