View in EDS

Circuit and Microarchitectural Techniques for Reducing Cache Leakage Power.

Saved in:
Bibliographic Details
Title: Circuit and Microarchitectural Techniques for Reducing Cache Leakage Power.
Authors: Kim, Nam Sung, Flautner, Krisztian, Blaauw, David
Source: IEEE Transactions on Very Large Scale Integration (VLSI) Systems; Feb2004, Vol. 12 Issue 2, p167-184, 18p
Database: Applied Science & Technology Source
Be the first to leave a comment!
You must be logged in first