Instruction-Based System-Level Power Evaluation of System-on-a-Chip Peripheral Cores.
Saved in:
| Title: | Instruction-Based System-Level Power Evaluation of System-on-a-Chip Peripheral Cores. |
|---|---|
| Authors: | Givargis, Tony, Vahid, Frank, Henkel, Jörg |
| Source: | IEEE Transactions on Very Large Scale Integration (VLSI) Systems; December 2002, Vol. 10 Issue 6, p856-863, 8p |
| Database: | Applied Science & Technology Source |
Be the first to leave a comment!