View in EDS

Low-Latency Pipelined 2D and 3D CORDIC Processors.

Saved in:
Bibliographic Details
Title: Low-Latency Pipelined 2D and 3D CORDIC Processors.
Authors: Antelo, Elisardo, Villalba, Julio, Zapata, Emilio L.
Source: IEEE Transactions on Computers; March 2008, Vol. 57 Issue 3, p404-417, 14p
Database: Applied Science & Technology Source
Be the first to leave a comment!
You must be logged in first