Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability.
Saved in:
| Title: | Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability. |
|---|---|
| Authors: | Liang, Xiaoyao, Canal, Ramon, Wei, Gu-Yeon |
| Source: | IEEE Micro; January/February 2008, Vol. 28 Issue 1, p60-68, 9p |
| Database: | Applied Science & Technology Source |
| ISSN: | 02721732 |
|---|---|
| DOI: | 10.1109/MM.2008.12 |
