Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability. - Liang, Xiaoyao; Canal, Ramon; Wei, Gu-Yeon (IEEE Micro, 2008)