View in EDS

A comprehensive review on implementation analysis of 5-Stage pipelined RISC-V processor.

Saved in:
Bibliographic Details
Title: A comprehensive review on implementation analysis of 5-Stage pipelined RISC-V processor.
Authors: Vaishnavi, C. M.1 (AUTHOR) vaishnavicm03@gmail.com, Trupti, R.1 (AUTHOR) trupti11ravi04@gmail.com, Asuti, Manjunath G.1 (AUTHOR) manjunathasuti@bnmit.in, Munavalli, Jyoti R.1 (AUTHOR) jyotirmunavalli@bnmit.in
Source: AIP Conference Proceedings. 2026, Vol. 3426 Issue 1, p1-6. 6p.
Database: Academic Search Ultimate
FullText Text:
  Availability: 0
Header DbId: asn
DbLabel: Academic Search Ultimate
An: 194305415
AccessLevel: 2
PubType: Conference
PubTypeId: conference
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: A comprehensive review on implementation analysis of 5-Stage pipelined RISC-V processor.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Vaishnavi%2C+C%2E+M%2E%22">Vaishnavi, C. M.</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> vaishnavicm03@gmail.com</i><br /><searchLink fieldCode="AR" term="%22Trupti%2C+R%2E%22">Trupti, R.</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> trupti11ravi04@gmail.com</i><br /><searchLink fieldCode="AR" term="%22Asuti%2C+Manjunath+G%2E%22">Asuti, Manjunath G.</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> manjunathasuti@bnmit.in</i><br /><searchLink fieldCode="AR" term="%22Munavalli%2C+Jyoti+R%2E%22">Munavalli, Jyoti R.</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> jyotirmunavalli@bnmit.in</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22AIP+Conference+Proceedings%22">AIP Conference Proceedings</searchLink>. 2026, Vol. 3426 Issue 1, p1-6. 6p.
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=asn&AN=194305415
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1063/5.0327888
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 6
        StartPage: 1
    Titles:
      – TitleFull: A comprehensive review on implementation analysis of 5-Stage pipelined RISC-V processor.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Vaishnavi, C. M.
      – PersonEntity:
          Name:
            NameFull: Trupti, R.
      – PersonEntity:
          Name:
            NameFull: Asuti, Manjunath G.
      – PersonEntity:
          Name:
            NameFull: Munavalli, Jyoti R.
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 04
              M: 06
              Text: 2026
              Type: published
              Y: 2026
          Identifiers:
            – Type: issn-print
              Value: 0094243X
          Numbering:
            – Type: volume
              Value: 3426
            – Type: issue
              Value: 1
          Titles:
            – TitleFull: AIP Conference Proceedings
              Type: main
ResultId 1