Text this: Architectural Supports for Block Ciphers in a RISC CPU Core by Instruction Overloading.