View in EDS HTML Full Text PDF Full Text

Design of Hybrid CMOS-Memristor Combinational Circuits: Maximizing Efficiency with Low Power, Area, and Delay.

Saved in:
Bibliographic Details
Title: Design of Hybrid CMOS-Memristor Combinational Circuits: Maximizing Efficiency with Low Power, Area, and Delay.
Authors: Rasheed, Haroon S.1 (AUTHOR) haroonrasheed.s2020@vitstudent.ac.in, Nelapati, Rajeev Pankaj1 (AUTHOR) rajeevpankaj@vit.ac.in
Source: Circuits, Systems & Signal Processing. Apr2025, Vol. 44 Issue 4, p2242-2265. 24p.
Subjects: Electronic circuit design, CMOS integrated circuits, Logic circuits, Computer logic, Logic design, Combinational circuits
Abstract: In recent years, memristors have gathered significant attention as emerging electronic components due to their exceptional memory and switching capabilities, alongside attributes such as low power consumption, nano-scale dimensions, high endurance, retention, and compatibility with existing CMOS integrated circuits. These features made memristors as promising candidates for various applications in electronic circuits and chip designs, particularly in the realm of combinational circuits. In this article, we propose a novel XOR gate based on the principles of Memristor Ratioed Logic. The proposed XOR gate uses just two transistors and four memristors, a least count of devices with minimal power, delay, and area compared with the other Hybrid CMOS-Memristor logic designs. This design is extended to a 1-bit numeric comparator and full adder. PVT analysis is performed to ensure the reliability. Our findings suggest that the circuit presented offers improvements in power consumption, propagation delay, and integration density compared to alternative designs. These advancements highlight the potential of memristor-based logic circuits for enhancing the efficiency and performance of electronic systems. [ABSTRACT FROM AUTHOR]
Copyright of Circuits, Systems & Signal Processing is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Full text is not displayed to guests.
FullText Links:
  – Type: pdflink
Text:
  Availability: 1
Header DbId: egs
DbLabel: Engineering Source
An: 183815105
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Design of Hybrid CMOS-Memristor Combinational Circuits: Maximizing Efficiency with Low Power, Area, and Delay.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Rasheed%2C+Haroon+S%2E%22">Rasheed, Haroon S.</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> haroonrasheed.s2020@vitstudent.ac.in</i><br /><searchLink fieldCode="AR" term="%22Nelapati%2C+Rajeev+Pankaj%22">Nelapati, Rajeev Pankaj</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> rajeevpankaj@vit.ac.in</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Circuits%2C+Systems+%26+Signal+Processing%22">Circuits, Systems & Signal Processing</searchLink>. Apr2025, Vol. 44 Issue 4, p2242-2265. 24p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Electronic+circuit+design%22">Electronic circuit design</searchLink><br /><searchLink fieldCode="DE" term="%22CMOS+integrated+circuits%22">CMOS integrated circuits</searchLink><br /><searchLink fieldCode="DE" term="%22Logic+circuits%22">Logic circuits</searchLink><br /><searchLink fieldCode="DE" term="%22Computer+logic%22">Computer logic</searchLink><br /><searchLink fieldCode="DE" term="%22Logic+design%22">Logic design</searchLink><br /><searchLink fieldCode="DE" term="%22Combinational+circuits%22">Combinational circuits</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: In recent years, memristors have gathered significant attention as emerging electronic components due to their exceptional memory and switching capabilities, alongside attributes such as low power consumption, nano-scale dimensions, high endurance, retention, and compatibility with existing CMOS integrated circuits. These features made memristors as promising candidates for various applications in electronic circuits and chip designs, particularly in the realm of combinational circuits. In this article, we propose a novel XOR gate based on the principles of Memristor Ratioed Logic. The proposed XOR gate uses just two transistors and four memristors, a least count of devices with minimal power, delay, and area compared with the other Hybrid CMOS-Memristor logic designs. This design is extended to a 1-bit numeric comparator and full adder. PVT analysis is performed to ensure the reliability. Our findings suggest that the circuit presented offers improvements in power consumption, propagation delay, and integration density compared to alternative designs. These advancements highlight the potential of memristor-based logic circuits for enhancing the efficiency and performance of electronic systems. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of Circuits, Systems & Signal Processing is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=183815105
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1007/s00034-024-02935-4
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 24
        StartPage: 2242
    Subjects:
      – SubjectFull: Electronic circuit design
        Type: general
      – SubjectFull: CMOS integrated circuits
        Type: general
      – SubjectFull: Logic circuits
        Type: general
      – SubjectFull: Computer logic
        Type: general
      – SubjectFull: Logic design
        Type: general
      – SubjectFull: Combinational circuits
        Type: general
    Titles:
      – TitleFull: Design of Hybrid CMOS-Memristor Combinational Circuits: Maximizing Efficiency with Low Power, Area, and Delay.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Rasheed, Haroon S.
      – PersonEntity:
          Name:
            NameFull: Nelapati, Rajeev Pankaj
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 04
              Text: Apr2025
              Type: published
              Y: 2025
          Identifiers:
            – Type: issn-print
              Value: 0278081X
          Numbering:
            – Type: volume
              Value: 44
            – Type: issue
              Value: 4
          Titles:
            – TitleFull: Circuits, Systems & Signal Processing
              Type: main
ResultId 1