Text this: Design of compressor-based multipliers using simulated annealing for arithmetic logic unit.