View in EDS

A digital signal processing type frequency locked loop for frequency shift keying demodulation.

Saved in:
Bibliographic Details
Title: A digital signal processing type frequency locked loop for frequency shift keying demodulation.
Authors: Obote, Shigeki, Sumi, Yasuaki, Syoubu, Kouichi, Itoh, Yoshio, Fukui, Yutaka
Source: International Journal of Electronics. Nov99, Vol. 86 Issue 11, p1377. 8p.
Subjects: Electric oscillators, Digital signal processing
Abstract: In this paper, we propose a digital signal processing type frequency locked loop (DSP-FLL) using a frequency difference detector (FDD). Since the DSP-FLL is controlled by the frequency, the pole of the voltage controlled oscillator vanishes in the baseband equivalent circuit. Therefore, the transfer function becomes first order and a ringing does not occur. Furthermore, it can be understood from the detection property of the FDD that a cycle slip does not occur and the DSP-FLL can pull in the frequency step input up to half of the sampling frequency. [ABSTRACT FROM AUTHOR]
Copyright of International Journal of Electronics is the property of Taylor & Francis Ltd and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
FullText Text:
  Availability: 0
Header DbId: egs
DbLabel: Engineering Source
An: 3811346
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: A digital signal processing type frequency locked loop for frequency shift keying demodulation.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Obote%2C+Shigeki%22">Obote, Shigeki</searchLink><br /><searchLink fieldCode="AR" term="%22Sumi%2C+Yasuaki%22">Sumi, Yasuaki</searchLink><br /><searchLink fieldCode="AR" term="%22Syoubu%2C+Kouichi%22">Syoubu, Kouichi</searchLink><br /><searchLink fieldCode="AR" term="%22Itoh%2C+Yoshio%22">Itoh, Yoshio</searchLink><br /><searchLink fieldCode="AR" term="%22Fukui%2C+Yutaka%22">Fukui, Yutaka</searchLink>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22International+Journal+of+Electronics%22">International Journal of Electronics</searchLink>. Nov99, Vol. 86 Issue 11, p1377. 8p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Electric+oscillators%22">Electric oscillators</searchLink><br /><searchLink fieldCode="DE" term="%22Digital+signal+processing%22">Digital signal processing</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: In this paper, we propose a digital signal processing type frequency locked loop (DSP-FLL) using a frequency difference detector (FDD). Since the DSP-FLL is controlled by the frequency, the pole of the voltage controlled oscillator vanishes in the baseband equivalent circuit. Therefore, the transfer function becomes first order and a ringing does not occur. Furthermore, it can be understood from the detection property of the FDD that a cycle slip does not occur and the DSP-FLL can pull in the frequency step input up to half of the sampling frequency. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of International Journal of Electronics is the property of Taylor & Francis Ltd and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=3811346
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1080/002072199132662
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 8
        StartPage: 1377
    Subjects:
      – SubjectFull: Electric oscillators
        Type: general
      – SubjectFull: Digital signal processing
        Type: general
    Titles:
      – TitleFull: A digital signal processing type frequency locked loop for frequency shift keying demodulation.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Obote, Shigeki
      – PersonEntity:
          Name:
            NameFull: Sumi, Yasuaki
      – PersonEntity:
          Name:
            NameFull: Syoubu, Kouichi
      – PersonEntity:
          Name:
            NameFull: Itoh, Yoshio
      – PersonEntity:
          Name:
            NameFull: Fukui, Yutaka
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 11
              Text: Nov99
              Type: published
              Y: 1999
          Identifiers:
            – Type: issn-print
              Value: 00207217
          Numbering:
            – Type: volume
              Value: 86
            – Type: issue
              Value: 11
          Titles:
            – TitleFull: International Journal of Electronics
              Type: main
ResultId 1