View in EDS

Network-on-chips on 3-D ICs: Past, Present, and Future.

Saved in:
Bibliographic Details
Title: Network-on-chips on 3-D ICs: Past, Present, and Future.
Authors: Pawan Kumar, M.1 mpkpawan@cse.iitm.ac.in, Murali, Srinivasan1 srinivasan.murali@epfl.ch, Veezhinathan, Kamakoti1 kama@cse.iitm.ac.in
Source: IETE Technical Review. Jul/Aug2012, Vol. 29 Issue 4, p318-335. 18p. 11 Diagrams.
Subjects: Networks on a chip, Three-dimensional integrated circuits, Transistors, Computer-aided design, Network routers, Semiconductors, Scalability
Abstract: Interconnects have become the chief bottleneck in today's era of chip design. Along the road of interconnect evolution, Network-on-Chips (NoCs) have emerged as a structured and scalable solution for connecting computational elements on a very large scale integration chip. Also, with the deep-submicron technology allowing integration of billions of transistors, chips have grown very complex and large in size. The global wire-length problem was addressed with the integration of devices in the third dimension (3-D). The combination of 3-D integration and a scalable interconnect, like NoCs, promise to revolutionize design for Chip Multi-processors, System-on-chips, and System-in-package. This paper surveys on all the advancements in 3-D NoCs. [ABSTRACT FROM AUTHOR]
Copyright of IETE Technical Review is the property of Taylor & Francis Ltd and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
FullText Text:
  Availability: 0
Header DbId: egs
DbLabel: Engineering Source
An: 83863472
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Network-on-chips on 3-D ICs: Past, Present, and Future.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Pawan+Kumar%2C+M%2E%22">Pawan Kumar, M.</searchLink><relatesTo>1</relatesTo><i> mpkpawan@cse.iitm.ac.in</i><br /><searchLink fieldCode="AR" term="%22Murali%2C+Srinivasan%22">Murali, Srinivasan</searchLink><relatesTo>1</relatesTo><i> srinivasan.murali@epfl.ch</i><br /><searchLink fieldCode="AR" term="%22Veezhinathan%2C+Kamakoti%22">Veezhinathan, Kamakoti</searchLink><relatesTo>1</relatesTo><i> kama@cse.iitm.ac.in</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22IETE+Technical+Review%22">IETE Technical Review</searchLink>. Jul/Aug2012, Vol. 29 Issue 4, p318-335. 18p. 11 Diagrams.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Networks+on+a+chip%22">Networks on a chip</searchLink><br /><searchLink fieldCode="DE" term="%22Three-dimensional+integrated+circuits%22">Three-dimensional integrated circuits</searchLink><br /><searchLink fieldCode="DE" term="%22Transistors%22">Transistors</searchLink><br /><searchLink fieldCode="DE" term="%22Computer-aided+design%22">Computer-aided design</searchLink><br /><searchLink fieldCode="DE" term="%22Network+routers%22">Network routers</searchLink><br /><searchLink fieldCode="DE" term="%22Semiconductors%22">Semiconductors</searchLink><br /><searchLink fieldCode="DE" term="%22Scalability%22">Scalability</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: Interconnects have become the chief bottleneck in today's era of chip design. Along the road of interconnect evolution, Network-on-Chips (NoCs) have emerged as a structured and scalable solution for connecting computational elements on a very large scale integration chip. Also, with the deep-submicron technology allowing integration of billions of transistors, chips have grown very complex and large in size. The global wire-length problem was addressed with the integration of devices in the third dimension (3-D). The combination of 3-D integration and a scalable interconnect, like NoCs, promise to revolutionize design for Chip Multi-processors, System-on-chips, and System-in-package. This paper surveys on all the advancements in 3-D NoCs. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of IETE Technical Review is the property of Taylor & Francis Ltd and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=83863472
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.4103/0256-4602.101313
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 18
        StartPage: 318
    Subjects:
      – SubjectFull: Networks on a chip
        Type: general
      – SubjectFull: Three-dimensional integrated circuits
        Type: general
      – SubjectFull: Transistors
        Type: general
      – SubjectFull: Computer-aided design
        Type: general
      – SubjectFull: Network routers
        Type: general
      – SubjectFull: Semiconductors
        Type: general
      – SubjectFull: Scalability
        Type: general
    Titles:
      – TitleFull: Network-on-chips on 3-D ICs: Past, Present, and Future.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Pawan Kumar, M.
      – PersonEntity:
          Name:
            NameFull: Murali, Srinivasan
      – PersonEntity:
          Name:
            NameFull: Veezhinathan, Kamakoti
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 07
              Text: Jul/Aug2012
              Type: published
              Y: 2012
          Identifiers:
            – Type: issn-print
              Value: 02564602
          Numbering:
            – Type: volume
              Value: 29
            – Type: issue
              Value: 4
          Titles:
            – TitleFull: IETE Technical Review
              Type: main
ResultId 1