Hardware Signature Designs to Deal with Asymmetry in Transactional Data Sets.
Saved in:
| Title: | Hardware Signature Designs to Deal with Asymmetry in Transactional Data Sets. |
|---|---|
| Authors: | Quislant, Ricardo1, Gutierrez, Eladio1, Plata, Oscar1, Zapata, Emilio L.1 |
| Source: | IEEE Transactions on Parallel & Distributed Systems. Mar2013, Vol. 24 Issue 3, p506-519. 14p. |
| Subjects: | Statistics, Computer storage devices, Registers (Computers), Computer programming, Computer systems, Random access memory, Logic circuits |
| Abstract: | Transactional Memory (TM) systems must track memory accesses made by concurrent transactions in order to detect conflicts. Many TM implementations use signatures for this purpose, which summarize reads and writes in fixed-size bit registers at the cost of false positives (detection of nonexisting conflicts). Signatures are commonly implemented as two separate same-sized Bloom filters, one for reads and other for writes. In contrast, transactions frequently exhibit read and write sets of uneven cardinality. This mismatch between data sets and filter storage introduces inefficiencies in the use of signatures that have some impact on performance. This paper presents different signature designs as alternatives to the common scheme to deal with the asymmetry in transactional data sets in an effective way. Basically, we analyze two classes of new signatures, called multiset and reconfigurable asymmetric signatures. The first class uses only one Bloom filter to track both read and write sets, while the second class uses Bloom filters of configurable size for reads and writes. The main focus of this paper is a thorough study of these alternative signature designs, including a statistical analysis of false positives and an experimental evaluation, providing performance results and hardware area, time and energy requirements. [ABSTRACT FROM AUTHOR] |
| Copyright of IEEE Transactions on Parallel & Distributed Systems is the property of IEEE and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
| FullText | Text: Availability: 0 |
|---|---|
| Header | DbId: egs DbLabel: Engineering Source An: 85150252 AccessLevel: 6 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Hardware Signature Designs to Deal with Asymmetry in Transactional Data Sets. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AR" term="%22Quislant%2C+Ricardo%22">Quislant, Ricardo</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22Gutierrez%2C+Eladio%22">Gutierrez, Eladio</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22Plata%2C+Oscar%22">Plata, Oscar</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22Zapata%2C+Emilio+L%2E%22">Zapata, Emilio L.</searchLink><relatesTo>1</relatesTo> – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22IEEE+Transactions+on+Parallel+%26+Distributed+Systems%22">IEEE Transactions on Parallel & Distributed Systems</searchLink>. Mar2013, Vol. 24 Issue 3, p506-519. 14p. – Name: Subject Label: Subjects Group: Su Data: <searchLink fieldCode="DE" term="%22Statistics%22">Statistics</searchLink><br /><searchLink fieldCode="DE" term="%22Computer+storage+devices%22">Computer storage devices</searchLink><br /><searchLink fieldCode="DE" term="%22Registers+%28Computers%29%22">Registers (Computers)</searchLink><br /><searchLink fieldCode="DE" term="%22Computer+programming%22">Computer programming</searchLink><br /><searchLink fieldCode="DE" term="%22Computer+systems%22">Computer systems</searchLink><br /><searchLink fieldCode="DE" term="%22Random+access+memory%22">Random access memory</searchLink><br /><searchLink fieldCode="DE" term="%22Logic+circuits%22">Logic circuits</searchLink> – Name: Abstract Label: Abstract Group: Ab Data: Transactional Memory (TM) systems must track memory accesses made by concurrent transactions in order to detect conflicts. Many TM implementations use signatures for this purpose, which summarize reads and writes in fixed-size bit registers at the cost of false positives (detection of nonexisting conflicts). Signatures are commonly implemented as two separate same-sized Bloom filters, one for reads and other for writes. In contrast, transactions frequently exhibit read and write sets of uneven cardinality. This mismatch between data sets and filter storage introduces inefficiencies in the use of signatures that have some impact on performance. This paper presents different signature designs as alternatives to the common scheme to deal with the asymmetry in transactional data sets in an effective way. Basically, we analyze two classes of new signatures, called multiset and reconfigurable asymmetric signatures. The first class uses only one Bloom filter to track both read and write sets, while the second class uses Bloom filters of configurable size for reads and writes. The main focus of this paper is a thorough study of these alternative signature designs, including a statistical analysis of false positives and an experimental evaluation, providing performance results and hardware area, time and energy requirements. [ABSTRACT FROM AUTHOR] – Name: AbstractSuppliedCopyright Label: Group: Ab Data: <i>Copyright of IEEE Transactions on Parallel & Distributed Systems is the property of IEEE and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.) |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=85150252 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1109/TPDS.2012.138 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 14 StartPage: 506 Subjects: – SubjectFull: Statistics Type: general – SubjectFull: Computer storage devices Type: general – SubjectFull: Registers (Computers) Type: general – SubjectFull: Computer programming Type: general – SubjectFull: Computer systems Type: general – SubjectFull: Random access memory Type: general – SubjectFull: Logic circuits Type: general Titles: – TitleFull: Hardware Signature Designs to Deal with Asymmetry in Transactional Data Sets. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Quislant, Ricardo – PersonEntity: Name: NameFull: Gutierrez, Eladio – PersonEntity: Name: NameFull: Plata, Oscar – PersonEntity: Name: NameFull: Zapata, Emilio L. IsPartOfRelationships: – BibEntity: Dates: – D: 01 M: 03 Text: Mar2013 Type: published Y: 2013 Identifiers: – Type: issn-print Value: 10459219 Numbering: – Type: volume Value: 24 – Type: issue Value: 3 Titles: – TitleFull: IEEE Transactions on Parallel & Distributed Systems Type: main |
| ResultId | 1 |
