Centip3De: A Many-Core Prototype Exploring 3D Integration and Near-Threshold Computing.
Saved in:
| Title: | Centip3De: A Many-Core Prototype Exploring 3D Integration and Near-Threshold Computing. |
|---|---|
| Authors: | Dreslinski, Ronald G. (AUTHOR), Fick, David (AUTHOR), Giridhar, Bharan (AUTHOR), Gyouho Kim (AUTHOR), Sangwon Seo (AUTHOR), Fojtik, Matthew (AUTHOR), Satpathy, Sudhir (AUTHOR), Yoonmyung Lee (AUTHOR), Daeyeon Kim (AUTHOR), Nurrachman Liu (AUTHOR), Wieckowski, Michael (AUTHOR), Chen, Gregory (AUTHOR), Sylvester, Dennis (AUTHOR), Blaauw, David (AUTHOR), Mudge, Trevor (AUTHOR) |
| Source: | Communications of the ACM. Nov2013, Vol. 56 Issue 11, p97-104. 8p. 3 Color Photographs, 4 Diagrams, 1 Chart, 4 Graphs. |
| Subjects: | Three-dimensional integrated circuits, Multiprocessors, Integrated circuit interconnections, Scaling circuits, Silicon, Prototypes, Systems on a chip |
| Abstract: | Process scaling has resulted in an exponential increase of the number of transistors available to designers. Meanwhile, global interconnect has not scaled nearly as well, because global wires scale only in one dimension instead of two, resulting in fewer, high-resistance routing tracks. This paper evaluates the use of three-dimensional (3D) integration to reduce global interconnect by adding multiple layers of silicon with vertical connections between them using through-silicon vias (TSVs). Because global interconnect can be millimeters long, and silicon layers tend to be only tens of microns thick in 3D stacked processes, the power and performance gains by using vertical interconnect can be substantial. To address the thermal issues that arise with 3D integration, this paper also evaluates the use of near-threshold computing—operating the system at a supply voltage just above the threshold voltage of the transistors. Specifically, we will discuss the design and test of Centip3De, a large-scale 3D-stacked near-threshold chip multiprocessor. Centip3De uses Tezzaron’s 3D stacking technology in conjunction with Global Foundries’ 130 nm process. The Centip3De design comprises 128 ARM Cortex-M3 cores and 256MB of integrated DRAM. Silicon measurements are presented for a 64-core version of the design. [ABSTRACT FROM AUTHOR] |
| Copyright of Communications of the ACM is the property of Association for Computing Machinery and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
| FullText | Links: – Type: pdflink Text: Availability: 0 |
|---|---|
| Header | DbId: egs DbLabel: Engineering Source An: 91737404 AccessLevel: 6 PubType: Periodical PubTypeId: serialPeriodical PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Centip3De: A Many-Core Prototype Exploring 3D Integration and Near-Threshold Computing. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AR" term="%22Dreslinski%2C+Ronald+G%2E%22">Dreslinski, Ronald G.</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Fick%2C+David%22">Fick, David</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Giridhar%2C+Bharan%22">Giridhar, Bharan</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Gyouho+Kim%22">Gyouho Kim</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Sangwon+Seo%22">Sangwon Seo</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Fojtik%2C+Matthew%22">Fojtik, Matthew</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Satpathy%2C+Sudhir%22">Satpathy, Sudhir</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Yoonmyung+Lee%22">Yoonmyung Lee</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Daeyeon+Kim%22">Daeyeon Kim</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Nurrachman+Liu%22">Nurrachman Liu</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Wieckowski%2C+Michael%22">Wieckowski, Michael</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Chen%2C+Gregory%22">Chen, Gregory</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Sylvester%2C+Dennis%22">Sylvester, Dennis</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Blaauw%2C+David%22">Blaauw, David</searchLink> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Mudge%2C+Trevor%22">Mudge, Trevor</searchLink> (AUTHOR) – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22Communications+of+the+ACM%22">Communications of the ACM</searchLink>. Nov2013, Vol. 56 Issue 11, p97-104. 8p. 3 Color Photographs, 4 Diagrams, 1 Chart, 4 Graphs. – Name: Subject Label: Subjects Group: Su Data: <searchLink fieldCode="DE" term="%22Three-dimensional+integrated+circuits%22">Three-dimensional integrated circuits</searchLink><br /><searchLink fieldCode="DE" term="%22Multiprocessors%22">Multiprocessors</searchLink><br /><searchLink fieldCode="DE" term="%22Integrated+circuit+interconnections%22">Integrated circuit interconnections</searchLink><br /><searchLink fieldCode="DE" term="%22Scaling+circuits%22">Scaling circuits</searchLink><br /><searchLink fieldCode="DE" term="%22Silicon%22">Silicon</searchLink><br /><searchLink fieldCode="DE" term="%22Prototypes%22">Prototypes</searchLink><br /><searchLink fieldCode="DE" term="%22Systems+on+a+chip%22">Systems on a chip</searchLink> – Name: Abstract Label: Abstract Group: Ab Data: Process scaling has resulted in an exponential increase of the number of transistors available to designers. Meanwhile, global interconnect has not scaled nearly as well, because global wires scale only in one dimension instead of two, resulting in fewer, high-resistance routing tracks. This paper evaluates the use of three-dimensional (3D) integration to reduce global interconnect by adding multiple layers of silicon with vertical connections between them using through-silicon vias (TSVs). Because global interconnect can be millimeters long, and silicon layers tend to be only tens of microns thick in 3D stacked processes, the power and performance gains by using vertical interconnect can be substantial. To address the thermal issues that arise with 3D integration, this paper also evaluates the use of near-threshold computing—operating the system at a supply voltage just above the threshold voltage of the transistors. Specifically, we will discuss the design and test of Centip3De, a large-scale 3D-stacked near-threshold chip multiprocessor. Centip3De uses Tezzaron’s 3D stacking technology in conjunction with Global Foundries’ 130 nm process. The Centip3De design comprises 128 ARM Cortex-M3 cores and 256MB of integrated DRAM. Silicon measurements are presented for a 64-core version of the design. [ABSTRACT FROM AUTHOR] – Name: AbstractSuppliedCopyright Label: Group: Ab Data: <i>Copyright of Communications of the ACM is the property of Association for Computing Machinery and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.) |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=91737404 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1145/2524713.2524725 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 8 StartPage: 97 Subjects: – SubjectFull: Three-dimensional integrated circuits Type: general – SubjectFull: Multiprocessors Type: general – SubjectFull: Integrated circuit interconnections Type: general – SubjectFull: Scaling circuits Type: general – SubjectFull: Silicon Type: general – SubjectFull: Prototypes Type: general – SubjectFull: Systems on a chip Type: general Titles: – TitleFull: Centip3De: A Many-Core Prototype Exploring 3D Integration and Near-Threshold Computing. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Dreslinski, Ronald G. – PersonEntity: Name: NameFull: Fick, David – PersonEntity: Name: NameFull: Giridhar, Bharan – PersonEntity: Name: NameFull: Gyouho Kim – PersonEntity: Name: NameFull: Sangwon Seo – PersonEntity: Name: NameFull: Fojtik, Matthew – PersonEntity: Name: NameFull: Satpathy, Sudhir – PersonEntity: Name: NameFull: Yoonmyung Lee – PersonEntity: Name: NameFull: Daeyeon Kim – PersonEntity: Name: NameFull: Nurrachman Liu – PersonEntity: Name: NameFull: Wieckowski, Michael – PersonEntity: Name: NameFull: Chen, Gregory – PersonEntity: Name: NameFull: Sylvester, Dennis – PersonEntity: Name: NameFull: Blaauw, David – PersonEntity: Name: NameFull: Mudge, Trevor IsPartOfRelationships: – BibEntity: Dates: – D: 01 M: 11 Text: Nov2013 Type: published Y: 2013 Identifiers: – Type: issn-print Value: 00010782 Numbering: – Type: volume Value: 56 – Type: issue Value: 11 Titles: – TitleFull: Communications of the ACM Type: main |
| ResultId | 1 |