Multistage Interconnection Network Design for Engineers

Saved in:
Bibliographic Details
Title: Multistage Interconnection Network Design for Engineers
Description: This textbook provides a quick and easy understanding of multistage interconnection networks (MINs) for engineers. The book contents focus on the design, performance metrics, and evaluation of these networks which are crucial in modern computer architecture. The contents equip engineering students, apprentices and professionals with in-depth knowledge and analysis of MINS, enabling them to build complex computer architectures for efficient data communications and cost effective solutions for circuit design. The book starts with an introduction to MINS and subsequently progresses to the evaluation of a range of MINS (SEN, Gamma-Minus, FTSN, FTGN, SEGIN). Key highlights of the book include:· Easy to understand notes on design, reliability and fault tolerance· Covers a wide range of MIN types with notes on design variants· Supplementary information aiding comprehension of the main content.· A curated list of references for further exploration and deeper understanding.
Authors: Shilpa, Gupta
Resource Type: eBook.
Subjects: Parallel processing (Electronic computers), Fault-tolerant computing
Categories: COMPUTERS / Computer Engineering, COMPUTERS / Computer Architecture
Database: eBook Collection (EBSCOhost)
FullText Links:
  – Type: ebook-pdf
  – Type: ebook-epub
Text:
  Availability: 0
Header DbId: nlebk
DbLabel: eBook Collection (EBSCOhost)
An: 3763831
RelevancyScore: 1116
AccessLevel: 6
PubType: eBook
PubTypeId: ebook
PreciseRelevancyScore: 1116.28857421875
IllustrationInfo
ImageInfo – Size: thumb
  Target: https://rps2images.ebscohost.com/rpsweb/othumb?id=NL$3763831$PDF&s=r
– Size: medium
  Target: https://rps2images.ebscohost.com/rpsweb/othumb?id=NL$3763831$PDF&s=d
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Multistage Interconnection Network Design for Engineers
– Name: Abstract
  Label: Description
  Group: Ab
  Data: This textbook provides a quick and easy understanding of multistage interconnection networks (MINs) for engineers. The book contents focus on the design, performance metrics, and evaluation of these networks which are crucial in modern computer architecture. The contents equip engineering students, apprentices and professionals with in-depth knowledge and analysis of MINS, enabling them to build complex computer architectures for efficient data communications and cost effective solutions for circuit design. The book starts with an introduction to MINS and subsequently progresses to the evaluation of a range of MINS (SEN, Gamma-Minus, FTSN, FTGN, SEGIN). Key highlights of the book include:· Easy to understand notes on design, reliability and fault tolerance· Covers a wide range of MIN types with notes on design variants· Supplementary information aiding comprehension of the main content.· A curated list of references for further exploration and deeper understanding.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Shilpa%2C+Gupta%22">Shilpa, Gupta</searchLink>
– Name: TypePub
  Label: Resource Type
  Group: TypPub
  Data: eBook.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Parallel+processing+%28Electronic+computers%29%22">Parallel processing (Electronic computers)</searchLink><br /><searchLink fieldCode="DE" term="%22Fault-tolerant+computing%22">Fault-tolerant computing</searchLink>
– Name: SubjectBISAC
  Label: Categories
  Group: Su
  Data: <searchLink fieldCode="ZK" term="%22COMPUTERS+%2F+Computer+Engineering%22">COMPUTERS / Computer Engineering</searchLink><br /><searchLink fieldCode="ZK" term="%22COMPUTERS+%2F+Computer+Architecture%22">COMPUTERS / Computer Architecture</searchLink>
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=nlebk&AN=3763831
RecordInfo BibRecord:
  BibEntity:
    Classifications:
      – Code: 004.6
        Scheme: ddc
        Type: prePub
    Languages:
      – Code: eng
        Text: English
    Subjects:
      – SubjectFull: Parallel processing (Electronic computers)
        Type: general
      – SubjectFull: Fault-tolerant computing
        Type: general
    Titles:
      – TitleFull: Multistage Interconnection Network Design for Engineers
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Shilpa, Gupta
      – PersonEntity:
          Name:
            NameFull: Shilpa, Gupta
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 01
              Type: published
              Y: 2023
            – D: 29
              M: 07
              Type: profile
              Y: 2025
          Identifiers:
            – Type: isbn-print
              Value: 9789815165357
            – Type: isbn-electronic
              Value: 9789815165340
          Titles:
            – TitleFull: Multistage Interconnection Network Design for Engineers
              Type: main
ResultId 1