Design of a low power and robust VLSI power line interference canceler with optimized arithmetic operators.
Saved in:
| Title: | Design of a low power and robust VLSI power line interference canceler with optimized arithmetic operators. |
|---|---|
| Authors: | da Rosa, Morgana Macedo Azevedo1, morgana.azevedo@sou.ucpel.edu.br, da Costa, Patrícia Ücker2, da Costa, Eduardo Antonio César1, Almeida, Sérgio J. M.1, Paim, Guilherme2, Bampi, Sergio2 |
| Source: | Analog Integrated Circuits & Signal Processing; Aug2022, Vol. 112 Issue 2, p247-261, 15p |
| Database: | Applied Science & Technology Source |
| ISSN: | 09251030 |
|---|---|
| DOI: | 10.1007/s10470-022-02050-x |
