A Scalable Formal Framework for the Verification and Vulnerability Analysis of Redundancy-Based Error-Resilient Null Convention Logic Asynchronous Circuits.
Saved in:
| Title: | A Scalable Formal Framework for the Verification and Vulnerability Analysis of Redundancy-Based Error-Resilient Null Convention Logic Asynchronous Circuits. |
|---|---|
| Authors: | Mazumder, Dipayan1, dmazumder8582@floridapoly.edu, Datta, Mithun1, Bodoh, Alexander C.1, Sakib, Ashiq A.1, asakib@floridapoly.edu |
| Source: | Journal of Low Power Electronics & Applications; Mar2024, Vol. 14 Issue 1, p5, 24p |
| Database: | Applied Science & Technology Source |
|
Full text is not displayed to guests.
Login for full access.
|
|
| ISSN: | 20799268 |
|---|---|
| DOI: | 10.3390/jlpea14010005 |
