View in EDS HTML Full Text PDF Full Text

VLSI Implementation of High‐Speed and Area‐Efficient Multiplierless Address Generation Architecture for Deinterleaver in WiMAX Applications.

Saved in:
Bibliographic Details
Title: VLSI Implementation of High‐Speed and Area‐Efficient Multiplierless Address Generation Architecture for Deinterleaver in WiMAX Applications.
Authors: Perumal, Vivek Karthick1, vivekmalar@gmail.com, Jayabalan, Ramesh2, Paul, Eldho3, Selvaraj, Dhanasekaran4, R., Palanisamy
Source: Journal of Electrical & Computer Engineering; 10/24/2025, Vol. 2025, p1-11, 11p
Database: Applied Science & Technology Source
Full text is not displayed to guests.
Description
ISSN:20900147
DOI:10.1155/jece/2638291