View in EDS

Process, Temperature, and Supply-Noise Tolerant 45 nm Dense Cache Arrays With Diffusion-Notch-Free (DNF) 6T SRAM Cells and Dynamic Multi-Vcc Circuits.

Saved in:
Bibliographic Details
Title: Process, Temperature, and Supply-Noise Tolerant 45 nm Dense Cache Arrays With Diffusion-Notch-Free (DNF) 6T SRAM Cells and Dynamic Multi-Vcc Circuits.
Authors: Khellah, Muhammad, Kim, Nam Sung, Ye, Yibin
Source: IEEE Journal of Solid-State Circuits; April 2009, Vol. 44 Issue 4, p1199-1208, 10p
Database: Applied Science & Technology Source
Be the first to leave a comment!
You must be logged in first