A Fast Hierarchical Arbitration Scheme for Multi-Tb/s Packet Switches with Shared Memory Switching.
Saved in:
| Title: | A Fast Hierarchical Arbitration Scheme for Multi-Tb/s Packet Switches with Shared Memory Switching. |
|---|---|
| Authors: | Popa, Daniel, Post, Georg, Noirie, Ludovic |
| Source: | Bell Labs Technical Journal; Summer2009, Vol. 14 Issue 2, p81-95, 15p |
| Database: | Applied Science & Technology Source |
| ISSN: | 10897089 |
|---|---|
| DOI: | 10.1002/bltj.20374 |
