A 2.0 Gb/s Clock-Embedded Interface for Full-HD 10-Bit 120 Hz LCD Drivers With 1/5-Rate Noise-Tolerant Phase and Frequency Recovery.
Saved in:
| Title: | A 2.0 Gb/s Clock-Embedded Interface for Full-HD 10-Bit 120 Hz LCD Drivers With 1/5-Rate Noise-Tolerant Phase and Frequency Recovery. |
|---|---|
| Authors: | Yamaguchi, Koichi, Hori, Yoshihiko, Nakajima, Keiichi |
| Source: | IEEE Journal of Solid-State Circuits; December 2009, Vol. 44 Issue 12, p3560-3567, 8p |
| Database: | Applied Science & Technology Source |
| ISSN: | 00189200 |
|---|---|
| DOI: | 10.1109/JSSC.2009.2031024 |
