Bibliographic Details
| Title: |
Design of Memristor-Based Combinational Logic Circuits. |
| Authors: |
Liu, Gongzhi1 (AUTHOR), Shen, Shuhang1 (AUTHOR), Jin, Peipei1 (AUTHOR), Wang, Guangyi1 (AUTHOR) wanggyi@hdu.edu.cn, Liang, Yan1 (AUTHOR) |
| Source: |
Circuits, Systems & Signal Processing. Dec2021, Vol. 40 Issue 12, p5825-5846. 22p. |
| Subjects: |
CMOS logic circuits, Combinational circuits, Logic circuits, Computer logic, Video codecs, Memristors |
| Abstract: |
This paper proposes three modified memristor ratioed logic (MRL) gates: NOT, NOR and A AND (NOR B) (i.e., A · B ¯ ), each of which only needs 1 memristor and 1 NMOS. Based on the modified MRL gates, we design some combinational logic circuits, including 1-bit comparator, 3-bit binary encoder, 3-bit binary decoder and 4:1 multiplexer. Furthermore, an improved multifunctional logic module is proposed, which contains one NMOS transistor and five memristors, and can implement AND, OR and XOR logic operations. Using this multifunctional logic module, a 4-bit comparator and a 1-bit full adder are designed. Finally, the proposed combinational logic circuits are verified by LTSPICE simulations. Compared with other memristor-based logic circuits and the traditional CMOS technology, the proposed logic circuits have made great progress in reducing delay, power consumption and the number of transistors. [ABSTRACT FROM AUTHOR] |
|
Copyright of Circuits, Systems & Signal Processing is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| Database: |
Engineering Source |