View in EDS

An energy-efficient adaptive two stage pipeline RISC-V based soft-processor for edge-computing applications.

Saved in:
Bibliographic Details
Title: An energy-efficient adaptive two stage pipeline RISC-V based soft-processor for edge-computing applications.
Authors: Kumar, Sujeet1 (AUTHOR) sujeet.kumar106@gmail.com, Ray, Kailash Chandra1 (AUTHOR)
Source: International Journal of Parallel, Emergent & Distributed Systems. Jan2026, Vol. 41 Issue 1, p89-103. 15p.
Subjects: Energy consumption, Edge computing, Reduced instruction set computers, Field programmable gate arrays, Adaptive control systems, Verilog (Computer hardware description language), Microprocessor design & construction
Abstract: This paper introduces a highly adaptable RV32I soft-processor architecture tailored for energy-restricted edge computing. Notably, it features a adptive two-stage pipeline with dynamic control to optimise energy consumption, activating the second stage selectively during memory operations. Implemented in Verilog HDL and validated on an FPGA platform, the architecture achieves impressive energy efficiency at 0.54 mW/M Hz. Comparative experiments demonstrate a substantial 28.2% reduction in average power usage compared to state-of-the-art single-cycle RV32I processors. These advancements position the design as highly suitable for energy-constrained edge computing applications, addressing critical efficiency challenges in resource-limited environments. [ABSTRACT FROM AUTHOR]
Copyright of International Journal of Parallel, Emergent & Distributed Systems is the property of Taylor & Francis Ltd and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Description
Abstract:This paper introduces a highly adaptable RV32I soft-processor architecture tailored for energy-restricted edge computing. Notably, it features a adptive two-stage pipeline with dynamic control to optimise energy consumption, activating the second stage selectively during memory operations. Implemented in Verilog HDL and validated on an FPGA platform, the architecture achieves impressive energy efficiency at 0.54 mW/M Hz. Comparative experiments demonstrate a substantial 28.2% reduction in average power usage compared to state-of-the-art single-cycle RV32I processors. These advancements position the design as highly suitable for energy-constrained edge computing applications, addressing critical efficiency challenges in resource-limited environments. [ABSTRACT FROM AUTHOR]
ISSN:17445760
DOI:10.1080/17445760.2024.2442001